



scheduling common subgraph CFG integrated circuit

Search

Advanced Search

Web Show options...

Results 1 - 10 of about 647 for scheduling common subgr...

Scheduling of Behavioral VHDL by Retiming Techniques*

by N Wehn - 1994 - Cited by 23 - Related articles

easily **integrated** into the scheduler. Section 5 compiles to existing approaches and in Section 6 experiment are used M **common** exit points for all exit-statements within a loop. ... It can be defined as a **subgraph** CFG(V, E \ Ed.,) of the CDFG. **Scheduling Algorithm For Control-Dominated Circuits**, in ... portal.acm.org/ft_gateway.cfm?id=196325&type=pdf

[PDF] Using Performance Bounds to Guide Pre-scheduling Code Optimizations

File Format: PDF/Adobe Acrobat - Quick View

by H Zhou - Cited by 1 - Related articles

Figure 5 shows an example ILP vs. code size curve, which exhibits **common** treegion, which is a single-entry multiple-exit **sub-graph** of control flow graph (CFG) of a program, is Trans. on CAD of **Integrated Circuits** and Systems, 13(4), 1994. ... **scheduling of subgraphs**, Proc. 32nd Ann. Int'l Symp. ...

citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.90.9814&rep...

[PDF] Synthesis of software programs for embedded control applications ...

File Format: PDF/Adobe Acrobat - Quick View

by F Belardin - 1999 - Cited by 69 - Related articles

into a suitable set of customized **integrated circuits**, to a full software implementation, where all the tasks are implemented 4) **scheduling** of the CFSM's and generation of the RTOS; ... the original specification (e.g., CFG graph). However, the compact (reduced) by sharing **common** functional **subgraphs**. ...

citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.6.9927&rep...

Show more results from citeseerx.ist.psu.edu

[PDF] A Generalized Control-Flow-Aware Pattern Recognition Algorithm for ...

File Format: PDF/Adobe Acrobat - Quick View

by J Cong - Related articles

that (l, u) and (r, u) \in Ed; a CFG-feature is a **subgraph** $S = \dots$ **Integrated Circuits** and Systems, 15(8), pages 877–888, 1996. [9] P. Bonzini and L. Pozzi. ... cadlab.cs.ucla.edu/~cong/papers/09.6.1_0034.pdf

[PDF] Processor Customization on a Xilinx Multimedia Board

File Format: PDF/Adobe Acrobat - Quick View

by P Biswas - 2006 - Cited by 1 - Related articles

Mar 12, 2006 ... [7] **integrated** a fairly accurate energy estimation engine in the ... **Common** examples are Altera Nios II processor [13], LEON processor [12], etc. **subgraph** by ISE. **CFG/DFG** w/ ISEs. **Scheduling**. Register Alloc more **circuit** activity, an initial expectation is increased power with the addition ... www.cecs.uc.edu/technical_report/TR06-04.pdf

Performance and Energy Benefits of Instruction Set Extensions in ...

by P Biswas - Cited by 14 - Related articles

In this paper, we present an **integrated** framework that drives a design flow from an application to a **CFG/DFG** and returns **subgraphs** or ISEs that would maxi- **scheduling**, register allocation and target code generation as a back-end pass. and AFU apparently indicates more **circuit** activity, an ini- ...

ieeexplore.ieee.org/tel5/10557/33406/01581530.pdf?arnumber=1581530

Synthesis of Efficiently Reconfigurable Datapaths for ...

by M Ruffmann - 2008 - Cited by 3 - Related articles

common subgraph extraction, which exploits only similarities represented by the largest **common subgraph**. order to enable a straightforward operation **scheduling**. Design of **Integrated Circuits** and Systems, vol. 24, no. 7, ...
ieeexplore.ieee.org/iel5/4740372/4762340/04762397.pdf?arnumber...

[Show more results from ieeexplore.ieee.org](#)Watchdog processors in parallel systems - Elsevier

by A Patancza - 1993 - Cited by 22 - Related articles

Aug 14, 2003 ... Each subroutine is mapped to a separate **subgraph**. ... The original program **CFG** The encoded **CFG** The Eulerian **circuit** 1 2 3 ... Another major problem results from the sharing of the WDP stack as a **common** re- source between different processes. ... the WDP is **integrated** into this communication system, ...
linkinghub.elsevier.com/retrieve/pii/016580749390059T

Hierarchical checking of multiprocessors using watchdog processors

by I Majzik - 1994 - Cited by 10 - Related articles

graphs of the **CFG**. These **subgraphs** are identified according to the requirements of ... tion can be solved by well-known methods of Eulerian **circuit** generation. off-the-shelf highly **integrated** boards; so the instruction bus of the processors is not ob- ... guards, **scheduler** informations) and **common** signatures. ...
www.springerlink.com/index/p283074670727701.pdf

Reconfigurable processing - Patent Application 20070198971

Aug 23, 2007 ... From two or more Data Flow Graphs, a largest **common subgraph** is determined. ... In a method of making an **integrated circuit** for use as a ...

www.freepatentsonline.com/y2007/0198971.html - Cached

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

scheduling common subgraph CFG integrated circuit

[Search within results](#) - [Language Tools](#) - [Search Help](#) - [Dissatisfied? Help us improve](#) - [Try Google](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)